HAMRO
CSIT
Course
New
Entrance
Take Free Test
MCQ Questions
Colleges
Entrance Class
Entrance Books
Free Entrance Video Course
Semester
First Semester
Second Semester
Third Semester
Fourth Semester
Fifth Semester
Sixth Semester
Seventh Semester
Eight Semester
Questions
Subscription
Automated
Notices
Articles
More
Ask Question
College Ambassadors
Financial Support Program
Contribute
Contact Us
Account
Sign In
Create Account
Questions
Ask Any Question From TU CSIT Syllabus?
Search
Search
Semester
All Semester
First Semester
Second Semester
Third Semester
Fourth Semester
Fifth Semester
Sixth Semester
Seventh Semester
Eight Semester
Subject
All Subjects
Eight Semester
Fifth Semester
First Semester
Fourth Semester
Second Semester
Seventh Semester
Sixth Semester
Third Semester
Answer
All
Has Answer
Not Answer
Order
Oldest
Newest
Search
Implement half adder using 2-4 decoder.
Not Answered
Digital Logic
Design a combinational circuit with three inputs, x, y, and z, and three outputs, A, B, and C. When the binary input is 0, 1, 2, or 3, the binary output is one greater than the input. When the binary input is 4, 5, 6, or 7, the binary output is one less than the input.
Not Answered
Digital Logic
Reduce the following function using k-map F = B’D + A’BC’ + AB’C + ABC’
Not Answered
Digital Logic
Express the Boolean Function F = A + B’ C in a sum of min terms .
Not Answered
Digital Logic
Convert the following decimal numbers to the indicated bases.
7562.45 to octal
1938.257 to hexadecimal
175.175 to binary
Not Answered
Digital Logic
The following is a truth table of a 3-input,4 output combinational circuit. Tabulate the PAL programming table for the circuit and mark for the circuit and mark the fuses to be blown in a PAL diagram.
Input
Output
X
Y
Z
A
B
C
D
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
1
0
1
0
1
1
0
1
1
0
1
0
1
1
0
0
1
0
1
0
1
0
1
0
0
0
1
1
1
0
1
1
1
0
1
1
1
0
1
1
1
Not Answered
Digital Logic
Design clocked sequential circuit of the following state diagram by using JK flip-flop
Not Answered
Digital Logic
Implement the following function F = Σ(1, 2, 3, 4, 8) using
Decoder
Multiplexer
PLA
Not Answered
Digital Logic
Write Short notes on (Any two)
RTL
State Reduction
POS
Not Answered
Digital Logic
Illustrate the use of Binary ripple counter and BCD ripple counter.
Not Answered
Digital Logic
Page navigation
«
« First
Page
355
Page
356
Current Page
357
Page
358
Page
359
Last »
»
Question's Answer
Solution Video
Solution
Share
Share this link via
Or copy link
Copy
HAMROCSIT.COM